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(57) ABSTRACT 
Devices and methods of fabrication thereof are disclosed. A 
representative device includes a complaint wafer-level pack-
age having one or more lead packages. A representative lead 
package includes a substrate having a plurality of die pads 
disposed thereon and a plurality of leads attached to the 
plurality of die pads. In addition, the lead package includes 
a plurality of pillars made of a low modulus material. Each 
pillar is disposed between the substrate and at least one lead, 
and each lead is disposed upon one of the pillars that 
compliantly support the lead. 
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1 
DEVICES HAVING COMPLIANT 
WAFER-LEVEL PACKAGES WITH PILLARS 
AND METHODS OF FABRICATION 
2 
Unlike conventional packaging, wafer-level packaging 
(WLP) is a continuation of integrated circuit manufacturing. 
In WLP, additional masking steps can be used after BEOL 
processing to simultaneously package all dice across the 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims priority to copending U.S. provi-
sional application entitled, "A WAFER-LEVEL PACKAGE 
UTILIZING PILLARS OF VARIABLE MATERIALS TO 
ENABLE THREE-DIMENSIONAL (X-Y-Z) COMPLI-
ANT LEADS," having Ser. No. 60/335,808, filed Oct. 31, 
2001, which is entirely incorporated herein by reference. 
5 wafer. A unique class of WLP is called compliant wafer-
level packaging (CWLP). In CWLP, additional masking 
steps can be used following BEOL to batch fabricate com-
pliant x-y-z axis I/O leads between the die pads and the 
board pads. A mechanically x-y-z flexible lead is formed 
10 between the die pad and the bump interconnection that 
would be joined with the board. The compliant lead allows 
the interconnection of chips to boards with a coefficient of 
thermal expansion (CTE) mismatch and, as a result, no 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. govermnent has a paid-up license in this inven-
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of MDA972-99- l-0002 awarded 
by the DARPA. 
15 
underfill is needed. In addition, the compliant interconnect 
allows wafer-level functionality testing as well as wafer-
level bum-in to identify known good packaged die (KGPD). 
WLP allows the semiconductor industry to extend the eco-
nomic benefits of wafer-level processing to chip I/O inter-
20 connection (i.e., cheaper packaging). 
TECHNICAL FIELD 
The surface area of a WLP is exactly equal to the area of 
a die, and thus, the net area available for the design/ 
fabrication ofx-y-z-compliant leads is predefined. Thus, it is 
important to develop a lead design that allows very high 
The present invention is generally related to integrated 
circuits and, more particularly, is related to devices having 
compliant wafer-level packaging and methods of fabrication 
thereof. 
25 compliance and high I/O density. The cost, size, weight, and 
performance of electronic packages significantly influence 
the overall cost, weight, size, and performance of electronic 
systems. 
30 
BACKGROUND OF THE INVENTION 
Conventional chip manufacturing is divided into front-
end, back-end, and tail-end processing. Front-end of the line 35 
(FEOL) processing refers to the fabrication of transistors, 
while back-end of the line (BEOL) processing describes 
wafer metallization. Tail-end of the line (TEOL) processing 
refers to the packaging of the individual dice. Generally, the 
final wafer-level process step is the fabrication of vias 40 
through a passivation layer to expose the die pads, which 
serve as the interface between the die and the package. Each 
individual die, while still part of the wafer, is then function-
ally tested to identify known good die (KGD) followed by 
wafer singulation. The KGDs are then shipped to a pack- 45 
aging foundry where they are individually placed in a 
temporary package for bum-in. The dice that pass this test 
are then individually packaged into their final package and 
tested again for functionality. This final step concludes 
tail-end processing and the functional packaged dice are 50 
finally ready for system assembly. 
Accordingly, there is a need in the industry for x-y-z 
compliant leads that provide high density, high electrical 
performance, low cost, and the ability of batch fabrication. 
Thus, a heretofore unaddressed need exists in the industry to 
address the aforementioned deficiencies and inadequacies. 
SUMMARY OF THE INVENTION 
A representative device of the present invention includes 
a compliant wafer-level package having one or more lead 
packages. The lead packages include a substrate having a 
plurality of die pads disposed thereon and a plurality ofleads 
attached to the plurality of die pads. In addition, the lead 
package includes a plurality of pillars made of a low 
modulus material. Each pillar is disposed between the sub-
strate and at least one lead, and each lead is disposed upon 
one of the pillars that compliantly supports the lead. 
The present invention also involves method for fabricat-
ing a device having the compliant wafer-level package. A 
representative method includes: providing a substrate hav-
ing at least one die pad disposed upon the substrate; dis-
posing a low modulus material onto at least one portion of 
the substrate and the at least one die pad; removing portions 
of the low modulus material to expose at least one die pad 
The mechanical performance of a package is important 
for wafer-level testing, protection, and reliability. Wafer-
level testing of electrical devices requires simultaneous 
reliable electrical contact across a surface area. Typically, 
neither the wafer nor the testing substrate is planar enough 
55 and form at least one pillar of the low modulus material 
located adjacent to the at least one die pad; and disposing a 
lead onto the at least one die pad and portions of the pillar 
adjacent the die pad. 
to enable this reliable temporary electrical contact. In-plane 
(i.e., x-y axis) compliance is generally required to account 
for potential problems such as, for example, thermal expan-
sion between the chip and printed wiring board and probe 60 
contact with leads. Wafer-level testing and burn-in demands 
significant out-of-plane (i.e., z-axis) compliance in order to 
establish reliable electrical contact between the pads on the 
non-planar wafer and pads/probes on the board surfaces. 
Non-compliance of the input/output (I/O) interconnects/ 65 
pads out-of-plane, as well as in-plane (i.e., x-y axis), can 
cause difficulties in performing wafer-level testing. 
Other systems, methods, features, and advantages of the 
present invention will be, or become, apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such addi-
tional systems, methods, features, and advantages be 
included within this description, be within the scope of the 
present invention, and be protected by the accompanying 
claims. 
US 7,132,736 B2 
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BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components 
in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 is a cross-sectional view illustrating a representa-
tive embodiment of the compliant wafer-level package of 
the present invention. 
FIGS. 2A and 2B are cross-sectional views that illustrate 
other representative compliant wafer-level package having 
different three-dimensional pillar structures than the com-
pliant wafer-level package shown in FIG. 1. 
FIGS. 3A through 3G are cross-sectional views that 
illustrate a representative process of fabricating the compli-
ant wafer-level package shown in FIG. 1. 
FIG. 4 is a cross-sectional view that illustrates another 
embodiment of the compliant wafer-level package. 
FIGS. SA through SH are cross-sectional views that 
illustrate a representative process of fabricating the compli-
ant wafer-level package shown in FIG. 4. 
FIG. 6A is a cross-sectional view that illustrates another 
embodiment of the compliant wafer-level package, while 
FIG. 6B is a top view of the compliant wafer-level package 
in FIG. 6A. 
FIGS. 7A through 7H are cross-sectional views that 
illustrate a representative process of fabricating another 
embodiment of the compliant wafer-level package as shown 
in FIGS. 6A and 6B. 
DETAILED DESCRIPTION 
Devices of the present invention include compliant wafer-
level packages that exhibit exceptional electrical perfor-
mance (e.g., low resistance, inductance, and capacitance). 
Consequently, devices having compliant wafer-level pack-
ages can preserve signal integrity and minimize ground 
bounce, cross talk, resistive loses, and heat generation. 
The compliant wafer-level package can be incorporated 
into devices, such as, but not limited to, silicon and non-
silicon based solid-state circuits, as well as compound 
semiconductor devices. 
A representative compliant wafer-level package (herein-
after "compliant wafer") includes one or more lead pack-
ages. The lead packages incorporate one or more pillars of 
4 
includes two lead packages 11 A and 11 B, however, one or 
more lead packages can be included on compliant wafers of 
the present invention. An exemplary compliant wafer 10 can 
include about 10 to about 100,000 pillars per cm2 , about 
1000 to about 90,000 pillars per cm2 , about 5000 to about 
50,000 pillars per cm2 , about 7500 to about 25,000 pillars 
per cm2 , and preferably about 10,000 to about 20,000 pillars 
per cm2 . FIG. 1 illustrates that the exemplary compliant 
wafer 10 can include "n" pillars per cm2 , where "n" is 
10 100,000 pillars per cm2 , about 1000 to about 90,000 pillars 
per cm2 , about 5000 to about 50,000 pillars per cm2 , about 
7500 to about 25,000 pillars per cm2 , and preferably about 
10,000 to about 20,000 pillars per cm2 . 
The compliant wafer 10 includes a substrate 12 and two 
15 lead packages llA and llB. The lead packages llA and llB 
include two die pads 14Aand 14B, two pillars 16Aand 16B, 
and two leads 22A and 22B, respectively. The die pads 14A 
and 14B are disposed upon the substrate 12. The pillars 16A 
and 16B are also disposed upon the substrate 12 and are 
20 located adjacent to the die pads 14A and 14B and the leads 
22A and 22B, respectively. The leads 22A and 22B are 
disposed upon the pillars 16A and 16B and the die pads 14A 
and 14B, respectively. 
The geometry of the leads that can be used in embodi-
25 ments of the present invention is not limited to that shown 
in FIG. 1. Instead, various lead geometries can provide 
compliance, consistent with the scope of the present inven-
tion. Additional steps can be performed to fabricate an 
attachment or contact on the end portion of the lead. This 
30 contact (not shown) can include a variety of items designed 
to contact or attach to a pad or point on another substrate. 
These contacts can be, for example, a solder bump, a 
conductive adhesive, or a contact probe. The contacts can be 
formed with methods such as electroplating, electroless 
35 plating, screen or stencil printing. 
The substrate 12 can be any of a variety of substrates that 
can be used to support the compliant wafer 10. The substrate 
12 can be fabricated from materials such as, but not limited 
to, silicon, silicon compounds, or other semiconductor mate-
40 rials/compounds. In addition, the substrate 12 can also be 
fabricated from non-semiconductor substrate materials such 
as, for example, ceramic or organic boards. 
The die pads 14A and 14B can be deposited upon the 
surface of the substrate 12 using techniques such as, for 
45 example, sputtering, evaporation, electron-beam deposition, 
electroplating, electro-less plating, and displacement reac-
tions. 
a low modulus material to enhance lead compliance in-plane 
and out-of-plane (i.e., x-y axis and z axis directions, respec- 50 
tively) by supporting the lead. The pillars allow the lead to 
The pillars 16A and 16B can be made of low modulus 
materials such as, but not limited to, polyimides, epoxides, 
polynorbomenes, polyarylene ethers, and parylenes. In par-
ticular, the low modulus materials can include compounds 
be compliant in the x-y-z directions, which allows the lead 
packages to be attached to a board with a higher coefficient 
of thermal expansion without underfill, thus lowering costs 
and enhancing reliability. The pillars enable ultra high I/O 55 
density (e.g., about 10 to about 100,000 leads per centimeter 
squared ( cm2 )) to be achieved on the chip at the wafer-level, 
which can enhance power distribution, increase I/O band-
width, satisfy three-dimensional structural I/O demands, 
suppress simultaneous switching noise, improve isolation in 60 
mixed signal systems, and decrease costs. In addition, wafer-
level functionality testing as well as wafer-level burn-in, 
which can be used to identify known good packaged die 
(KGPD), can be enhanced (i.e., reduced time and cost). 
Reference will now be made to the figures. FIG. 1 65 
illustrates a cross-sectional view of a representative embodi-
ment of a compliant wafer 10. The compliant wafer 10 
such as Amoco Ultradel™ 7501, BF Goodrich Avatrel™ 
Dielectric Polymer, DuPont™ 2611, DuPont 2734, DuPont 
2771, and DuPont 2555. In addition, the pillars 16Aand 16B 
can be fabricated from an electrically conductive material 
such as a metal (e.g., copper). 
The pillars 16A and 16B depicted in FIG. 1 are rectan-
gular three-dimensional structures; however, the three-di-
mensional structures that the pillars can be fabricated into 
are not limited to these shapes. For example, FIGS. 2A and 
2B are cross-sectional views of the compliant wafers 30 and 
SO that depict two pairs of pillars 16C and 16D, and 16E and 
16F having alternative three-dimensional structures to that 
shown in FIG. 1. In addition, the lateral cross-sectional 
shape of three-dimensional structures that the pillars can 
take the form of include, but are not limited to, polyhedral, 
circular, elliptical, L-shaped, plus sign-shaped, doughnut 
US 7,132,736 B2 
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FIG. 3C illustrates the addition of the mask 18A and 18B 
disposed upon the modulus material layer 16, but not 
directly over the die pads 14A and 14B. The hard mask 18A 
and 18B can be made of material such as, but not limited to, 
any material that is selective to polymer etching, such as 
metals and silicone dioxide. Alternatively, no hard mask is 
necessary when the pillars are photodefined. 
shaped, and modifications (e.g., tapered) or combinations 
thereof. The three-dimensional structures provide support 
for the lead and are flexible in the x-y-z directions. The type, 
size, and shape of the three-dimensional structures deter-
mine the compliancy of the lead. Therefore, the amount of 5 
compliance can, in part, be controlled by selecting the type, 
size, and shape of the three-dimensional structure. In addi-
tion, two pairs of leads 22C and 22D, and 22E and 22F, can 
be fabricated into shapes complementary to their respective 
pillars 16C and 16D, and 16E and 16F. 
FIG. 3D illustrates the etching of the modulus material 
layer 16, which forms the pillars 16A and 16B. The modulus 
10 material layer 16 can also be formed using techniques such 
as, for example, reactive ion etching (RIE), photo-definition, 
and laser drilling. 
In another embodiment, the pillars 16A and 16B can be 
coated with a metal (e.g., copper). Subsequently, the pillars 
16A and 16B can be removed so that a hollow structure is 
formed. 
The pillars 16A and 16B can have a height from about 10 
to about 300 micrometers, width of about 2 to about 100 
micrometers, and length of about 2 to about 100 microme-
ters. Preferably, the pillars 16A and 16B can have a height 
from about 30 to about 150 micrometers, width of about 5 
to about 10 micrometers, and length of about 5 to about 10 
micrometers. 
The leads 22A and 22B can be fabricated of one or more 
layers of metals, metal composites, organic conductors, or 
combinations thereof, appropriate for the compliant wafer 
10. The metals and metal composites include, but are not 
limited to, gold, gold alloys, copper, and copper alloys. The 
leads 22A and 22B can be fabricated by monolithically 
electroplating the selected metal or metal composite onto the 
compliant wafer 10. 
The leads 22A and 22B can have a thickness that ranges 
from about 1 to about 100 micrometers, and preferably from 
about 0.5 to about 10 micrometers. The preferred embodi-
ment of the leads 22A and 22B has a thickness of about 2 
micrometers. The leads 22A and 22B can have lengths that 
range from about 2 and about 300 micrometers, and pref-
erably from about 30 to about 150 micrometers. The leads 
22A and 22B can have a width that ranges from about 1 to 
about 100 micrometers, and preferably from about 2 to about 
40 micrometers. The leads 22A and 22B can have a height 
that ranges from about 10 to about 300 micrometers, and 
preferably from about 30 to about 150 micrometers. 
For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures here-
inafter. For example, photolithography, or similar tech-
niques, can be used to define the lead pattern. In this regard, 
the pattern can be defined by depositing sacrificial material 
(e.g., photoresist) using techniques such as, for example, 
spin-coating, doctor-blading, or plasma based deposition. 
Furthermore, the pattern can then be exposed to light and 
developed. Therefore, the following fabrication processes is 
not intended to be an exhaustive list that includes every step 
required to fabricate the embodiments of the compliant 
wafer devices. 
FIGS. 3A through 3G are cross-sectional views that 
illustrate a representative process for fabricating two lead 
packages llA and llB for the compliant wafer 10 illustrated 
in FIG. 1. FIG. 3A illustrates the substrate 12 having two die 
pads 14A and 14B disposed upon the substrate 12. FIG. 3B 
illustrates a low modulus material layer 16 disposed upon 
the substrate 12 and the die pads 14A and 14B. The low 
modulus material can be deposited on the substrate 12 and 
the die pads 14A and 14B by methods such as, for example, 
spin-coating, doctor-blading, and plasma deposition. 
FIG. 3E illustrates the removal of the mask 18A and 18B. 
FIG. 3F illustrates the disposition of the seed layer 20 onto 
15 the die pads 14A and 14B, and the pillars 16A and 16B. The 
seed layer 20 can be deposited using techniques such as, for 
example, sputtering, evaporating, electron-beam deposition, 
and electroless plating. 
FIG. 3G illustrates the deposition of the leads 22A and 
20 22B onto the seed layers 20A and 20B before the seed layer 
20 has been etched. The leads 22A and 22B can be deposited 
by the techniques referred to above. It should be noted that 
to simplify FIG. 1, seed layers are not shown. For thin metal 
leads ( <2 µm), the leads 22A and 22B can be used as the final 
25 leads. For thick metal leads, the leads 22A and 22B are 
plated on the seed layers. In addition, in another embodi-
ment, the metal leads can be fabricated on the entire outer 
surface of the pillar and not just a portion of the pillar, as 
shown in the FIG. 3G. 
30 FIG. 4 illustrates a cross-sectional view of a representa-
tive embodiment of the compliant wafer 70. The compliant 
wafer 70 includes the two lead packages 71A and 71B 
having the two pillars 76A and 76B, respectively. However, 
one or more lead packages (i.e., pillars) can be included on 
35 a compliant wafer. An exemplary compliant wafer 70 can 
include about 10 to about 100,000 pillars per cm2 , about 
1000 to about 90,000 pillars per cm2 , about 5000 to about 
50,000 pillars per cm2 , about 7500 to about 25,000 pillars 
per cm2 , and preferably about 10,000 to about 20,000 pillars 
40 per cm2 . 
The compliant wafer 70 includes the substrate 72 and two 
lead packages 71A and 71B. Each lead package 71A and 
71B includes two die pads 74A and 74B, two polymer layers 
or structures 75Aand 75B, two pillars 76Aand 76B, and two 
45 leads 82A and 82B, respectively. The die pads 74A and 74B 
are disposed upon the substrate 72. The polymer layers 75A 
and 75B are disposed on the substrate 72. The pillars 76A 
and 76B are also disposed upon the polymer layers 75A and 
75B and are located adjacent to the die pads 74A and 74B 
50 and the leads 82A and 82B, respectively. The leads 82A and 
82B are disposed upon the pillars 76A and 76B and the die 
pads 74A and 74B, respectively. 
The substrate 72, the die pads 7 4A and 7 4B, and the leads 
82A and 82B correspond to the substrate 12, the die pads 
55 14A and 14B, and the leads 22A and 22B described in FIG. 
1 and will not be discussed in any additional detail. 
The polymer layers 75A and 75B have elastic properties 
that enable the leads 82A and 82B to be compliant out-of-
plane (i.e., the z axis direction) when the leads 82A and 82B 
60 are disposed, onto or adjacent, the pillars 76A and 76B and 
the polymer layers 75A and 75B. Examples of material that 
the polymer layers 75A and 75B can be fabricated from 
include, for example, polyimides, polynorbornenes, 
epoxides, polyarylenes ethers, and parylenes. In particular, 
65 the polymer layers 75A and 75B can include materials such 
as Amoco Ultradel™ 7501, BF GoodrichAvatrel™ Dielec-
tric Polymer, DuPont™ 2611, DuPont™ 2734, DuPont™ 
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spin-coating, doctor-blading, or plasma based deposition. 
Furthermore, the pattern can then be exposed to light and 
developed. Therefore, the following fabrication process is 
not intended to be an exhaustive list that includes every step 
2771, and DuPont™ 2555. Thus, by making the base of the 
pillars 76A and 76B very compliant, the pillars 76A and 76B 
can be made out of other materials. Moreover, compliant 
structures may be fabricated below the pillars 76A and 76B 
and can enhance compliancy in all axes. 
The polymer layer height is about 10 micrometers to 
about 300 micrometers, and the radius is about 2 microme-
ters to about 100 micrometers. Preferably, the polymer layer 
height is about 30 micrometers to about 150 micrometers, 
and the radius is about 5 micrometers to about 10 microme-
ters. The polymer layers 7SA and 7SB can be deposited onto 
the substrate 72 using techniques such as, for example, 
spin-coating, doctor-blading, sputtering, lamination, screen 
5 required to fabricate the embodiments of the compliant 
wafer devices. 
FIGS. SA through SH are cross-sectional views that 
illustrate a representative process for fabricating the lead 
packages 71A and 71B for the compliant wafer device 70 
10 illustrated in FIG. 4. FIG. SA illustrates the substrate 72 
or stencil-printing, chemical vapor deposition (CVD), or 
plasma based deposition. These films could be made from 15 
porous polymers, or materials with a very high degree of 
elasticity, to allow the leads greater deflection in the z-axis. 
The importance of these polymer layers 7SA and 7SB is to 
allow the pillar greater compliance in all directions. 
The pillars 76A and 76B are made of low modulus 20 
materials as described above in reference to FIG. 1. The 
pillars 76A and 76B depicted in FIG. 4 are rectangular 
three-dimensional structures, however, the three-dimen-
sional structures of the pillars are not limited to these 
structures and can include the three-dimensional structures 25 
described in reference to FIG. 1. As indicated above, the 
type, size, and shape of the three-dimensional structure 
determines the compliancy of the lead. Therefore, the 
amount of compliance can, in part, be controlled by select-
ing the type, size, and shape of the three-dimensional 30 
structure. 
The pillars 76A and 76B can have a height from about 10 
to about 300 micrometers, width of about 2 to about 100 
micrometers, and length of about 2 to about 100 microme-
ters. Preferably, the pillars 76A and 76B can have a height 35 
from about 30 to about 150 micrometers, width of about 5 
to about 10 micrometers, and length of about 5 to about 10 
micrometers. 
having the die pads 74A and 74B disposed upon the sub-
strate 72. FIG. SB illustrates the polymer layers 7SA and 
7SB disposed upon the substrate 72. 
FIG. SC illustrates the highly compliant material layer 76 
disposed upon the substrate 72, two die pads 74A and 74B, 
and the polymer layers 7SA and 7SB. The low modulus 
material can be deposited on the substrate 72, the die pads 
74A and 74B, and the polymer layers 7SA and 7SB by 
methods such as, for example, spin-coating, doctor-blading, 
and plasma deposition. 
FIG. SD illustrates the addition of the mask 7SA and 7SB 
disposed on the modulus material layer 76, but not directly 
over the die pads 74A and 74B. The mask 7SA and 7SB can 
be made of material such as, but not limited to, any material 
that is selective to polymer etching, such as metals and 
silicone dioxide. This mask is not needed, however, when 
the pillars are fabricated by photo-definition 
FIG. SE illustrates the etching of the modulus material 
layer 76, which forms the pillars 76A and 76B. The modulus 
material layer 76 can also be formed using techniques such 
as, for example, RIE, photo-definition, and laser drilling. 
FIG. SF illustrates the removal of the mask 7SA and 7SB. 
FIG. SG illustrates the disposition of the seed layer SO onto 
the die pads 74A and 74B and the pillars 16A and 16B. The 
seed layer SO can be deposited using techniques such as, for 
example, sputtering, evaporating, electron-beam deposition, 
and electro less plating. The seed layer SO is needed when the 
leads are meant to be electroplated. If no electroplating is The leads S2A and S2B can be fabricated of any single 
layer or layers of different metals, metal composites, or 
organic conductors appropriate for the compliant wafer 
device 70. The metals and metal composites include, but are 
not limited to, gold, gold alloys, copper, and copper alloys. 
The leads S2A and S2B can be fabricated by monolithically 
electroplating the selected metal or metal composite onto the 
compliant wafer device 70. 
40 
required, then the just deposited metal can be patterned in a 
subtractive process to yield the leads. 
FIG. SH illustrates the deposition of the leads S2A and 
S2B onto the seed layers SOA and SOB after the seed layer 
SO has been etched. The leads S2A and S2B can be deposited 
45 by the techniques referred to above. It should be noted that 
to simplify FIG. 4, the seed layers SOA and SOB are not 
shown. The leads S2A and S2B can have a thickness that ranges 
from about 1 to about 100 micrometers, and preferably from 
about 0.5 to about 10 micrometers. The preferred embodi-
ment of the leads S2A and S2B has a thickness of about 2 
micrometers. The leads S2A and S2B can have lengths that 
range from about 2 and about 300 micrometers, and pref-
erably from about 30 to about 150 micrometers. The leads 
S2A and S2B can have a width that ranges from about 1 to 
about 100 micrometers, and preferably from about 2 to about 55 
40 micrometers. The leads S2A and S2B can have a height 
that ranges from about 10 to about 300 micrometers, and 
preferably from about 30 to about 150 micrometers. 
FIG. 6A is a cross-sectional view of the compliant wafer 
90, while FIG. 6B is a top-view of the compliant wafer 90 
50 illustrated in FIG. 6A. FIG. 6A illustrates the compliant 
wafer 90 that includes the substrate 92 having the die pad 94 
disposed thereon. The substrate 92 and the die pad 94 are 
similar to the substrate 12 and the die pads 14A and 14B 
described in reference to FIG. 1. 
The lead 93 is disposed on the die pad 94. The lead 93 
includes a lead post 106 having a first end disposed on the 
die pad 94 and a second end attaching to a lead arm 110. The 
lead arm 110 has a first end attaching to the lead post 106 and 
a second end extending from the lead post 106. Adjacent the For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures here-
inafter. For example, photolithography, or similar tech-
niques, can be used to define the lead pattern. In this regard, 
the pattern can be defined by depositing sacrificial material 
(e.g., photoresist) using techniques such as, for example, 
60 lead post 106 is a first pillar 9S (i.e., doughnut shaped) made 
of a low modulus material that substantially surrounds the 
lead post 106 and supports the first end of the lead arm 110. 
A second pillar 100 made of a low modulus material 
supports the second end of the lead arm 110 such that a space 
65 exists between the first and second pillars 9S and 100. FIG. 
6B illustrates a top view of the first and second pillars 9S and 
100 supporting the lead 93. 
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The lead geometry is not limited to that shown in FIG. 6B. 
Instead, various lead geometries can provide compliance, 
consistent with the scope of the present invention. Addi-
tional steps can be performed to fabricate an attachment or 
contact (not shown) on the end portion of the lead arm 110. 
This contact can include a variety of items designed to 
contact or attach to a pad or point on another substrate. 
These contacts can be, for example, a solder bump, a 
conductive adhesive, a filled polymer, or a contact probe. 
The contacts can be formed with methods such as electro-
plating, electroless plating, screen or stencil printing. 
The first and second pillars 98 and 100 are made of low 
modulus materials such as, but not limited to, polyimides, 
epoxides, polynorbornenes, polyarylene ethers, and 
parylenes. In particular, the low modulus materials can 
include materials such as Amoco Ultradel™ 7501, BF 
Goodrich Avatrel™ Dielectric Polymer, DuPont™ 2611, 
DuPont™ 2734, DuPont™ 2771, and DuPont™ 2555. The 
first and second pillars 98 and 100 can be made of the same 
or different low modulus materials. 
The first and second pillars 98 and 100 depicted in FIGS. 
6A and 6B are rectangular three-dimensional structures, 
however, the three-dimensional shapes of the pillars are not 
limited to these shapes. For example, the three-dimensional 
shapes illustrated in FIGS. 2A and 2B, as well as the other 
three-dimensional shapes discussed above, can be used with 
the compliant wafer device 90. As indicated above, the type, 
size, and shape of the three-dimensional structure deter-
mines the compliancy of the lead. Therefore, the amount of 
compliance can, in part, be controlled by selecting the type, 
size, and shape of the three-dimensional structure. 
The first and second pillars 98 and 100 can have a height 
from about 10 to about 300 micrometers, width of about 10 
to about 100 micrometers, and length of about 5 to about 50 
micrometers. Preferably, the first and second pillars 98 and 
100 can have a height from about 30 to about 100 microme-
ters, width of about 10 to about 50 micrometers, and length 
of about 5 to about 10 micrometers. 
The lead 93 can be fabricated of any single layer or layers 
10 
the pattern can be defined by depositing sacrificial material 
(e.g., photoresist) using techniques such as, for example, for 
example, spin-coating, doctor-blading, or plasma based 
deposition. Furthermore, the pattern can then be exposed to 
light and developed. Therefore, the following fabrication 
processes is not intended to be an exhaustive list that 
includes every step required to fabricate the embodiments of 
the compliant wafer devices. 
FIGS. 7A through 7G are cross-sectional views that 
10 illustrate a representative process for fabricating the lead 
package 93 for the compliant wafer device 90 illustrated in 
FIGS. 6A and 6B. FIG. 7 A illustrates the substrate 92 having 
the die pad 94 disposed upon the substrate 92. FIG. 7B 
illustrates the low modulus material layer 96 disposed upon 
15 the substrate 92 and the die pad 94. The low modulus 
material 96 can be deposited on the substrate 92 and the die 
pad 94 by methods such as, for example, spin-coating, 
doctor-bladeing, and plasma deposition. 
FIG. 7C illustrates the addition of the hard mask 97A, 
20 97B, and 97C disposed on the modulus material layer 96, but 
not directly over the die pad 94. The mask 97A, 97B, and 
97C can be made of materials such as, but not limited to, any 
material that is selective to polymer etching such as metals 
and silicone dioxide. A hard mask is not necessary if the 
25 pillars are photodefined. 
FIG. 7D illustrates the etching of the modulus material 
layer 96, which forms the first pillar 98 and the second pillar 
100, and the removal of the mask 97A, 97B, and 97C. The 
first pillar 98 is circular, however, the backside of the first 
30 pillar is shown as a dashed line to show the hollow portion 
of the first pillar 98. The first and second pillars 98 and 100 
can also be formed using techniques such as, for example, 
RIE, photo-definition, and laser drilling. 
FIG. 7E illustrates the sacrificial material 102 disposed in 
35 an area substantially between the first and second pillars 98 
and 100. The sacrificial layer 102 can be virtually any 
material (e.g., polymer) that has a decomposition tempera-
ture less than the decomposition or degradation temperature 
of the low modulus materials used to fabricate the first and 
40 second pillars 98 and 100 or a polymer material, such as 
resist, that can be dissolved away with a selective material/ 
solvent. 
of different metals, metal composites, or organic conductors 
appropriate for the compliant wafer device 90. The metals 
and metal composites include, but are not limited to, gold, 
gold alloys, copper, and copper alloys. The lead 93 can be 
fabricated by monolithically electroplating the selected 
metal or metal composite onto the compliant wafer device. 45 
Examples of materials that can be used as the sacrificial 
layer 102 include, but are not limited to, compounds such as 
polynorbornenes, polyoxymethylene, polycarbonates, poly-
ethers, and polyesters. In particular, the sacrificial layer may The lead 93 can have a thickness that ranges from about 
1 to about 100 micrometers, and preferably from about 2 to 
about 20 micrometers. The preferred embodiment of the lead 
93 can have a thickness of about 10 micrometers. The lead 
93 can have a length that ranges from about 30 to about 400 50 
micrometers and preferably from about 40 to about 200 
micrometers. The lead 93 can have widths that range from 
about 1 to about 100 micrometers, and preferably from about 
5 to about 50 micrometers. The preferred embodiment of the 
lead 93 has a width in the range of about 10 to about 40 55 
micrometers. The lead 93 can have a height that ranges from 
about 1 to about 100 micrometers, and preferably from about 
include compounds, such as, for example, BF Goodrich 
Unity™ 200, polypropylene carbonate, polyethylene car-
bonate, polyhexene carbonate, and polynorborene carbon-
ate. The sacrificial layer 102 may also contain photosensitive 
compounds, which are additives for patterning or decom-
position. The addition of a second component to the sacri-
ficial polymer can deter its decomposition temperature. 
The sacrificial layer 102 can be deposited onto the sub-
strate 92 using techniques such as, for example, spin-
coating, doctor-blading, sputtering, lamination, screen or 
stencil-printing, melt dispensing, chemical vapor deposition 
(CVD), and plasma based deposition systems. 
FIG. 7F illustrates the disposition of the seed layer 104 
2 to about 40 micrometers. The preferred embodiment of the 
lead 93 has a height in the range of about 2 to about 10 
micrometers. 60 onto a portion of the die pad 94, the first and second pillars 
98 and 100, and the sacrificial layer 102. The seed layer 104 
can be deposited using techniques such as, for example, 
sputtering, evaporating, electron-beam deposition, and elec-
For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures here- 65 
inafter. For example, photolithography, or similar tech-
niques, can be used to define the lead pattern. In this regard, 
troless plating. 
FIG. 7G illustrates the deposition of the lead 93 onto the 
seed layer 104A after the seed layer 104 has been etched. 
The lead 93 can be deposited by the techniques referred to 
US 7,132,736 B2 
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above. It should be noted that to simplify FIGS. 6A and 6B, 
the seed layers are not shown. FIG. 7H illustrates the 
removal of the sacrificial layer 102 to form a compliant 
wafer. 
Each of the processes illustrated in FIGS. 3A-3G, 
SA-SH, and 7 A-7H may be performed in a different 
sequence. Therefore, variations known to one skilled in the 
art of the fabrication processes described are included 
herein. 
FIGS.1, 2A-2B, 3A-3G, 4, SA-SH, 6A-6B, and 7A-7H 10 
illustrated the compliant wafers 10, 30, SO, 70 and 90 as 
having only one or two lead packages, which was done to 
more clearly describe the compliant wafers 10, 30, SO, 70 
and 90 and their corresponding fabrication processes. How-
ever, many lead packages can be disposed upon a compliant 15 
wafer device, as described above. 
The fabrication processes illustrated in FIGS. 3A-3G, 
SA-SH and 7A-7H are very low cost wafer-level packaging 
processes. These processes use parallel processing in which 
all dice on a compliant wafer are packaged and tested 20 
simultaneously. By contrast, conventional packaging is a 
serial process in which a wafer is sawed up and the indi-
vidual dice are individually packaged and tested. As a result, 
the processes of the present invention offer substantial time 
and cost savings. 25 
The electrical performance of the compliant wafers 10, 
30, SO, 70 and 90 is high from direct current to microwave 
frequencies. Due to the short lead length, the inductance, 
resistance, and capacitance are minimal. As a result, the 
package leads can preserve signal integrity and minimize 30 
ground bounce, cross talk, resistive losses, and heat genera-
tion. Some of the benefits of the compliant wafers 10, 30, SO, 
70 and 90 having ultra high I/O density include enhancing 
the chip's power wiring distribution, increasing in input/ 
output bandwidth, satisfying three-dimensional structure I/O 35 
demands, suppression of simultaneous switching noise, and 
improving isolation in mixed signal systems as well as 
enhancing chip testing due to the ability to gain access to a 
greater number of internal chip nodes/cells. In addition, the 
compliant wafers 10, 30, SO, 70 and 90 can be attached to a 40 
board with a much higher coefficient of thermal expansion 
without underfill because the leads are flexible in-plane and 
out-of-plane. Additionally, not only does this reduce the cost 
of assembly, but it also enhances reliability. This compliant 
package can be integrated with optical and RF interconnects 45 
as well as micro-electro mechanical devices. Furthermore, 
the simplification of the chip testing procedure substantially 
reduces testing time and cost. 
It should be emphasized that the above-described embodi-
ments of the present invention, particularly, any "preferred" 50 
embodiments, are merely possible examples of implemen-
tations, merely set forth for a clear understanding of the 
principles of the invention. For example, the pillars can be 
12 
fabricated of multiple low modulus materials. Another 
example includes forming the pillars of a sacrificial polymer, 
so that the pillars can be removed after fabricating the leads. 
One last example includes forming a solid pillar (the pillar 
106 is fabricated to be hollow) and etching out the middle 
portion to make it hollow (i.e., form a via). Thereafter, a 
metal lead can be fabricated in the hollowed-out portion of 
the pillar. Therefore, many variations and modifications may 
be made to the above-described embodiment(s) of the inven-
tion without departing substantially from the spirit and 
principles of the invention. All such modifications and 
variations are intended to be included herein within the 
scope of this disclosure and the present invention and 
protected by the following claims. 
Therefore, having thus described the invention, the fol-
lowing is claimed: 
1. A device having a compliant wafer-level package, 
comprising: 
a substrate having a die pad disposed thereon; 
a lead attached to the die pad, wherein the lead includes 
a lead post having a first end disposed on the die pad 
and a second end attatbing to a lead arm, wherein the 
lead arm has a first end attaching to the lead post and 
a second end extending from the lead post; 
a first pillar having a first low modulus polymer material 
substantially disposed around the lead post and 
between the lead arm and the substrate; and 
a second pillar having a second low modulus polymer 
material disposed between the second end of the lead 
arm and the substrate supporting the lead arm, wherein 
a space exists between the first pillar and the second 
pillar. 
2. The device of claim 1, including about 10 leads to about 
100,000 leads per centimeter squared. 
3. The device of claim 1, including about 10,000 to about 
20,000 pairs of first and second pillars per centimeter 
squared. 
4. The device of claim 1, wherein the first low modulus 
polymer material and the second low modulus polymer 
material includes compounds selected from polyimides, 
epoxides, polynorbomenes, polyarylene ethers, and 
parylenes. 
S. The device of claim 1, wherein the first pillar has a 
height of about 10 micrometers to about 300 micrometers, a 
width of about 2 micrometers to about 100 micrometers, and 
a length of about 2 micrometers to about 100 micrometers. 
6. The device of claim 1, wherein the second pillar has a 
height of about 10 micrometers to about 300 micrometers, a 
width of about 2 micrometers to about 100 micrometers, and 
a length of about 2 micrometers to about 100 micrometers. 
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